JUN 2 3 2806

## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

## Listing of Claims:

Claims 1 - 3 (canceled)

Claim A (previously presented): A correlator for performing a communications acquisition, comprising:

a FIFO memory having a memory input and a memory output, said FIFO memory inputting and outputting a content;

a shift register with feedback for holding a received signal sequence in serial form, said shift register having register positions connected in parallel to said memory input for parallel storage of a plurality of shift register contents read out in succession, said memory output being connected in parallel with said register positions for parallel transfer of data to said shift register;

- a further memory for holding reference signal sequences; and
- a comparator for comparing the content of said FIFO memory with a content of said further memory;

## Page 2 of 6

T-892 P03/06 U-332

Applic. No. 09/767,379 Response Dated June 23, 2006 Responsive to Office Accion of April 27, 2006

the correlator programmed to perform the step of:

correlating a binary-coded spread sequence arriving at a frequency f and having m bits with a locally generated spread sequence by

storing the received binary-coded spread sequence; splitting the stored received binary-coded apread sequence into k sections; and correlating the sections of the stored received binary-coded spread sequence at a frequency of k\*f with corresponding sections of the locally generated spread sequence.

Claim \$ (original): The correlator according to claim \$4. wherein said comparator has a comparator output, and including an adder comprising two-bit adders configured to form a cascaded interconnection, each of said two-bit adders having at least two inputs and an output, said output of each of said two-bit adders connected to one of said at least two inputs of a succeeding one of said two-bit adders, said adder connected to said comparator output and configured to add up logic values produced during bit-by-bit comparison for matching bit positions.

Claims 6 - 7 (canceled)